

## Novel strategies for high-granularity and radiation hardness LGAD sensors and front-end electronics

Michele CASELLE (KIT) michele.caselle@kit.edu

### **Readout chains**

#### What makes the different between normal sensor and fast sensor?



Typical front-end readout chain for "slow" silicon sensor in High Energy Physics (HEP)



Front-end readout chain for "Fast" silicon detector in High Energy Physics (HEP)



Michele Caselle

### **Readout chains**

#### What makes the different between normal sensor and fast sensor?



Typical front-end readout chain for "slow" silicon sensor in High Energy Physics (HEP)



### **Voltage with Capacitive Sources**







- R<sub>in</sub> is usually very large (because physically connected to the gate of the input transistor)
- I<sub>s</sub> is integrated across the total capacitance C<sub>T</sub>

This is not desirable in the systems where C<sub>det</sub> can vary different strip length/width, bias voltage, etc...

#### **Active integrator based on Charge Sensitive**

Most used amplification stage for many sensors

- Inverting voltage amplifier:  $v_o = -A vi$
- Input impedance: O
- What is the effective input capacitance seen from the detector
- By Miller theorem, effective input capacitance  $C_i = C_f (1+A)$
- Gain of the system:

$$A_Q = \frac{V_o}{Q_i} = \frac{A \, vin}{C_i \, vin} = \frac{A}{C_f \, (1+A)} \cong \frac{1}{C_f} \, if \, A \gg 1$$

Set by a well-controlled quantity, the feedback capacitance



- CSA is a pure integrator
- Dirac pulse  $\rightarrow$  step function

Qi =



Dynamic input capacitance

$$V_o = -\frac{1}{C_f} \int i_s(t) dt = -\frac{Q_i(t)}{C_f}$$

IPE



#### **Active integrator based on Charge Sensitive**

#### Most used amplification stage for many sensors

- Inverting voltage amplifier:  $v_o = -A vi$
- Input impedance: O
- What is the effective input capacitance seen from the detector
- By Miller theorem, effective input capacitance  $C_i = C_f (1+A)$
- Gain of the system:

$$A_Q = \frac{V_o}{Q_i} = \frac{A vi}{C_i vi} = \frac{A}{C_f (1+A)} \cong \frac{1}{C_f} if A \gg 1$$

Set by a well-controlled quantity, the feedback capacitance



CSA is a pure integrator

Michele Caselle

• Dirac pulse  $\rightarrow$  step function



 $V_o = -\frac{1}{C_f} \int i_s(t) dt = -\frac{Q_i(t)}{C_f}$ 

C

BUT ... not all the charge goes in the amplifier: a small fraction  $Q_{det}$  remains on  $C_{det}$  !!!

$$vi$$

$$Qi = \int is(t)dt$$

$$Q_i = \int V_0$$

$$V_0$$

$$V_0$$

$$C_i = C_f (1+A)$$

$$v_{out}(t) = -a_0 v_{in}(t) = -\frac{1}{C_f} \int_0^t i_S dt' = -\frac{Q_S(t)}{C_f}$$



#### Amplifiers may be too slow to follow the instantaneous detector pulse



What is the fraction of the charge that contributed to the Vo and what is the fraction that will not contribute because remain on the C<sub>det</sub>?

$$\frac{Q_{in}}{Q_{S}} = \frac{Q_{in}}{Q_{in} + Qde_{t}} = \frac{1}{1 + \frac{Q_{det}}{Q_{in}}} = \frac{1}{1 + \frac{C_{det}}{C_{in}}}$$

- What is the value of Cin ?
- $C_i = C_f (1+A)$ , where A is the intrinsic voltage gain of the amplifier

$$\frac{Q_{in}}{Q_S} = \frac{Q_{in}}{Q_{in} + Qde_t} = \frac{1}{1 + \frac{Q_{det}}{Q_{in}}} = \frac{1}{1 + \frac{C_{det}}{C_{f}}}$$

- Voltage gain "A" play an important role in the change collection & efficiency
- Example:  $C_{det}$  = 160 fF, A=10<sup>2</sup>  $C_f$  = 16 pF, the fraction of the charge collected is:  $Q_{in}/Q_s$  = 0.9  $\rightarrow$  10 % lost

 $C_{det}$ = 160 fF, A=10<sup>3</sup> C<sub>f</sub>=16 pF, the fraction of the charge collected is:  $Q_{in}/Q_s$ = 0.99  $\rightarrow$  1 % lost





Dynamic input capacitance

#### Amplifiers may be too slow to follow the instantaneous detector pulse

- Charge Q<sub>s</sub> is divided across two capacitors C<sub>det</sub> and C<sub>in</sub>
- What is the fraction of the charge that contributed to the Vo and what is the fraction that will not contribute because remain on the C<sub>det</sub>?

$$\frac{Q_{in}}{Q_{S}} = \frac{Q_{in}}{Q_{in} + Qde_{t}} = \frac{1}{1 + \frac{Q_{det}}{Q_{in}}} = \frac{1}{1 + \frac{C_{det}}{C_{in}}}$$

- What is the value of Cin ?
- $C_i = C_f (1+A)$ , where A is the intrinsic voltage gain of the amplifier

$$\frac{Q_{in}}{Q_{S}} = \frac{Q_{in}}{Q_{in} + Qde_{t}} = \frac{1}{1 + \frac{Q_{det}}{Q_{in}}} = \frac{1}{1 + \frac{C_{det}}{C_{f}}}$$

Karlsruhe Institute of Technology



Dynamic input capacitance

BUT ... we are considering an ideal amplifier with infinite bandwidth (infinite speed) !!!

- Voltage gain "A" play an important role in the change collection & efficiency
- Example:  $C_{det}$  = 160 fF, A=10<sup>2</sup>  $C_f$  = 16 pF, the fraction of the charge collected is:  $Q_{in}/Q_s$  = 0.9  $\rightarrow$  10 % lost

 $C_{det}$ = 160 fF, A=10<sup>3</sup>  $C_f$ =16 pF, the fraction of the charge collected is:  $Q_{in}/Q_s$ = 0.99  $\rightarrow$  1 % lost

Amplifiers may be too slow to follow the instantaneous detector pulse



A pulse Dirac of input current → generates a voltage step at the output of the CSA (if ∞ bandwidth (BW))



$$V_o = -Qin \int i_s(t) dt = -\frac{Q_{in}}{C_f}$$

In reality, the volage amplifier is dominated by its **dominant pole** (time constant) due to the internal capacitances in the amplifier must first charge up

Amplifiers may be too slow to follow the instantaneous detector pulse



IPF





• Effective input capacitance 
$$C_i = C_f (1+A(\omega))$$
  
• Input impedance  $Z_{in} = \frac{1}{i\omega Ci}$   $\omega \gg \omega_0$   
• High frequency  $A(\omega) = -iA_0 \frac{\omega_0}{\omega}$   
• Input impedance  $Z_{in} = \frac{1}{i\omega Ci} = \frac{1}{i\omega Cf(-iAo\frac{\omega_0}{\omega})} = \frac{1}{C_f A_o \omega_0} = \frac{C_o}{C_f g_m}$   
Depending on the size W/L of the input device  $\mathcal{T}$   
The input impedance of the CSA behaves as a resistor  
Timing  $\tau_{CSA} = C_D Z_{in} = \frac{C_D}{C_f A_0 \omega_0} = \frac{C_D}{C_f} \frac{C_o}{g_m}$   
Depends on the  $C_D$  and BW and  $g_m$  (power)

Mixed-Signals ASIC, Lecture 2

**Michele Caselle** 

Vout(t): CSP output pulse: 10ns/div

#### Discharging the $C_f$ and reset





#### => "pile-up" => saturation

 Reset circuit is necessary to discharge the C<sub>f</sub>

#### "reset" switch

 Mainly employed for photon sciences, i.e Kalypso detector system

#### resistor R<sub>f</sub>

 Very simple option, mainly employed for fast detector, i.e. timing detectors

#### a current source

Very accurate option, many HEP front-end, i.e. ATLAS, CMS, etc.

Michele Caselle

### **Readout chains**

#### What makes the different between normal sensor and fast sensor?



Typical front-end readout chain for "slow" silicon sensor in High Energy Physics (HEP)



### **Pulse shaping**

#### Semi-Gaussian filter based on CR-(RC)<sup>M</sup> filter (shaper)



To reduce the noise generated from the sensor (short noise) and the CSA (thermal noise) before the ADC conversion



### **Pulse shaping**

#### Semi-Gaussian filter based on CR-(RC)<sup>M</sup> filter (shaper)

To reduce the noise generated from the sensor (short noise) and the CSA (thermal noise) before the ADC conversion



In the time domain 
$$V_{sh}(t) = A \frac{t}{\tau} e^{-\frac{t}{\tau}}$$
  
A = pulse amplitude =  $\frac{Q_i(t)}{C_f}$ 

- The peaking time is always at  $t=\tau$  independently on the pulse amplitude (energy released into sensor)
- Where  $\tau = RC$



- To improve the pile-up of the signal (see next slide)
- To increase the bandwidth  $\rightarrow$  less noise reduction





### Pulse shaping vs pileup

#### Semi-Gaussian filter based on CR-(RC)<sup>M</sup> filter (shaper)







Two conflicting objectives arise: the optimal filter depends on the specific physics application and the pixel or channel geometry of the sensor



### Some more things ...

#### "Ballistic deficit" or "shaping loss"





- Karlsruhe Institute of Technology
- The term "ballistic deficit" refers to a phenomenon in particle detectors, particularly in systems using charge-sensitive amplifiers and shaping circuits, where the signal's amplitude is reduced due to incomplete charge collection within the shaping time. This effect can significantly impact the accuracy of energy measurements in detectors
- If signal step at the output of CSA takes much longer than the shaper  $\tau_{CR}$
- caused e.g.
  - by a large charge collection time
  - by a large input capacitance
  - by an intrinsically slow preamplifier
- The V<sub>out</sub> (shaper) is trimmed by the slow rise of the preamplifier output pulse
- Mitigation strategies, include: Optimizing Shaping Time, designing detectors with uniform and fast charge collection properties, such as using high-field regions to speed up carrier drift, understanding the detector's response through simulations and measurements to anticipate and compensate for ballistic deficit effects

### What about the peaking time?

#### Fast shaper $\rightarrow$ ballistic deficit



#### f(t) Current from sensor



Source: Werner Riegler, CERN

### **Readout chains**

#### What makes the different between normal sensor and fast sensor?



Typical front-end readout chain for "slow" silicon sensor in High Energy Physics (HEP)



Front-end readout chain for "Fast" silicon detector in High Energy Physics (HEP)



Michele Caselle

### **Readout chains of fast silicon sensors**

What makes the different between normal sensor and fast sensor?



#### Readout chain consists of:

Preamplifier (first stage, the noise strongly depend on this stage)

Fast comparator

#### High resolution TDC



The timing capabilities depends on the signal at the output of the preamplifier and by the TDC binning





• 
$$\sigma_t^2 = (\frac{Noise}{dV/dt})^2 + \sigma_{timewalk}^2 + (\frac{LSB}{\sqrt{12}})^2 + \sigma_{sensor}^2 + \sigma_{Landau}^2$$
  
Front-end TDC Sensor

#### **Total noise contribution**

TDC

Karlsruhe Institute of Technology



Sensor

Yesterday lecture ■  $\sigma_{Landau}^2 \rightarrow$  non-uniform energy deposition

Thinner sensor operating E<sub>sat</sub> condition, reduce this noise contribution

- $\sigma_{sensor}^2 \rightarrow$  Weighting field and SNR
  - LGAD or 3D technologies, etc.

**Front-end** 

The timing capabilities depends on the signal at the output of the preamplifier and by the TDC binning





### The timing capabilities depends from the signal at the output of the pre-amplifier and by the TDC binning Timing measurements is limited by:

Jitter  $\rightarrow$  timing resolution Time walk  $\rightarrow$  timing accuracy V<sub>TH</sub> PRE-AMPLIFIER DISCRIMINATOR  $-\sigma_{timewalk}^2 + (\frac{LSB}{\sqrt{12}})^2 + \sigma_{sensor}^2 + \sigma_{Landau}^2$ **Total noise contribution** TDC Front-end Sensor Noise: There are two primary sources of noise—sensor noise (shot noise) and thermal noise from the electronics. dV/dt: This is influenced by several factors, including the sensor characteristics, signal speed, the

Time walk: This effect is tied to the subsequent stage, which is based on the discriminator.

open-loop gain of the charge-sensitive amplifier (CSA), bandwidth, and other parameters.





### The jitter

#### Noise has an impact in the time measurements





LGADs (Low Gain Avalanche Detectors) offer a significant combined with very short charge collection times and relatively low noise levels. As a result, LGADs are a key sensor technology for addressing the conflicting requirements often encountered with traditional sensors, providing an optimal balance between speed, sensitivity, and noise performance

- Time walk  $\rightarrow$  timing accuracy V<sub>TH</sub> PRE-AMPLIFIER DISCRIMINATOR •  $\sigma_t^2 = (\frac{Noise}{dV/dt})^2$  $(\frac{LSB}{\sqrt{12}})^2 + \sigma_{sensor}^2 + \sigma_{Landau}^2$  $+\sigma_{timewalk}^2 +$ **Total noise contribution** TDC **Front-end** Sensor Noise: There are two primary sources of noise—sensor noise (shot noise) and thermal noise from the electronics. dV/dt: This is influenced by several factors, including the sensor characteristics, signal speed, the open-loop gain of the charge-sensitive amplifier (CSA), bandwidth, and other parameters.
  - **Time walk**: This effect is tied to the subsequent stage, which is based on the discriminator.

Jitter  $\rightarrow$  timing resolution

### Time resolution in timing detectors

# The timing capabilities depends from the signal at the output of the pre- amplifier and by the TDC binning Timing measurements is limited by:





### **Time measurements**

#### Time walk from standard leading edge discriminator

- The simplest scheme is based on: Leading edge or Threshold discriminator (comparator), when the signal crosses a threshold, the output goes from "low" to "high" level
- In the leading edge discriminators, two pulses with identical shape and time of occurrence, but different amplitude cross the same threshold in different times: amplitude time walk
  - Vth T1 T2

Even if the input amplitude is constant, time walk can still occur if the shape (rise time) of the pulse changes (for example, for changes in the charge collection time): rise time walk



- The sensitivity of leading edge discriminator to time walk is minimized by setting the threshold as low as possible but it must be compatible with noise level
  - By time-over-threshold ToT: measure the pulse amplitude and apply correction to timing
  - Hardware: employ the crossover timing, Constant Fraction timing

Mixed-Signals ASIC, Lecture 2

Time walk correction:

Michele Caselle



### **Time walk correction**

#### **Crossover timing and Constant Fraction timing**

- The crossover timing can greatly reduce the magnitude of the amplitude time walk
- Hypothesis: the output of the shaper is a bipolar pulse, and the time of zerocrossing is independent of the pulse amplitude

If the output of shaper is unipolar, but the peaking time is constant, adding a differentiator (C-R network) we get a bipolar pulse crossing the zero in correspondence of the signal peak



Improve the timing accuracy

reduce the timing resolution

Michele Caselle





As a derivation function

### **Time walk correction**

#### **Constant Fraction timing**







- Summing:
  - inverted and delayed signal, with t<sub>d</sub> > t<sub>rise</sub>
  - attenuated signal
- It can be demonstrated that the Constant Fraction Discriminator (CFD) time of resulting bipolar signal is independent of pulse amplitude for all pulses with constant shape
- Resulting jitter for optimal parameters (td, f) is lower than cross-over discriminator technique

#### hugh the timing accuracy

high the timing resolution

### **Readout chains of fast silicon sensors**

What makes the different between normal sensor and fast sensor?





#### Readout chain consists of:

- Preamplifier (first stage, the noise strongly depend from this stage)
- Fast comparator
- High resolution TDC

#### Charge Sensitive vs Transimpedance Amplifier

- For planar silicon sensors, the charge collected consists of a limited number of carriers over a period longer than 10 ns, resulting in a very low associated current. Consequently, a Charge-Sensitive Amplifier (CSA) is essential for signal processing.
- In contrast, LGAD sensors generate a significantly larger charge signal over a much shorter time (~1 ns) compared to the >10 ns typical of standard pixel or monolithic sensors. As a result, the associated signal is a fast current pulse



Karlsruhe Institute of Technology

#### Charge Sensitive vs Transimpedance Amplifier

- For planar silicon sensors, the charge collected consists of a limited number of carriers over a period longer than 10 ns, resulting in a very low associated current. Consequently, a Charge-Sensitive Amplifier (CSA) is essential for signal processing.
- In contrast, LGAD sensors generate a significantly larger charge signal over a much shorter time (~1 ns) compared to the >10 ns typical of standard pixel or monolithic sensors. As a result, the associated signal is a fast current pulse



Karlsruhe Institute of Technology

#### Charge Sensitive vs Transimpedance Amplifier

- For planar silicon sensors, the charge collected consists of a limited number of carriers over a period longer than 10 ns, resulting in a very low associated current. Consequently, a Charge-Sensitive Amplifier (CSA) is essential for signal processing.
- In contrast, LGAD sensors generate a significantly larger charge signal over a much shorter time (~1 ns) compared to the >10 ns typical of standard pixel or monolithic sensors. As a result, the associated signal is a fast current pulse





#### Why not both together ?





- The gain of the circuit is determined by the feedback capacitance C<sub>f</sub>, similar to a Charge-Sensitive Amplifier (CSA). Specifically, V<sub>out</sub> = Q<sub>in</sub>/C<sub>f</sub>, where C<sub>f</sub> is typically in the femtofarad range.
- The feedback resistor  $R_f$  is used to shape the pulse width and is usually in the range of a few  $k\Omega$
- Enable a simple feedback mechanism for charge resetting, and the main amplifier design remains relatively uncomplicated
- TOFFEE: a Fully Custom Amplifier-comparator Chip for Silicon Detectors with Internal Gain <u>https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8069854</u>



### **Readout chains of fast silicon sensors**

What makes the different between normal sensor and fast sensor?





#### Readout chain consists of:

Preamplifier (first stage, the noise strongly depend from this stage)

Fast comparator

#### High resolution TDC

### **Comparator architecture overview**

Applications of comparators

![](_page_35_Picture_2.jpeg)

#### Basic building block of an A/D converter

Output amplifies difference between V<sub>IN</sub> & V<sub>REF</sub> with a large gain, output is 'digital' at either the positive or negative supply rail

![](_page_35_Figure_5.jpeg)

### Introduction to the comparator

#### What is a Comparator?

- The comparator is essentially a 1-bit analog-digital converter
  - Input is analog
  - Output is digital
- The comparator output is binary with the two-level outputs:
  - V<sub>OH</sub> = the high output of the comparator
  - V<sub>OL</sub> = the low level output of the comparator
- Circuit symbol for a comparator

![](_page_36_Picture_9.jpeg)

#### Voltage transfer function

![](_page_36_Figure_11.jpeg)

![](_page_36_Figure_12.jpeg)

Analog input

Michele Caselle

ovo

1-bit digital output

### **Static characteristics**

"Ideal" and "real" transfer curves

![](_page_37_Picture_2.jpeg)

• Ideal comparator the output changes states for an input  $\Delta V$  that approaches zero, which implies a gain of infinity

![](_page_37_Figure_4.jpeg)

$$Gain = A_{v} = \lim_{\Delta V \to 0} \frac{V_{OH} - V_{OL}}{\Delta V}$$

where  $\Delta V$  is the input voltage

First **nonideal** effect of comparator is a **limited** gain Av

![](_page_37_Figure_8.jpeg)

Voltage gain is:  $A_v = \frac{V_{OH} - V_{OL}}{V_{IH} - V_{IL}}$ 

DEF: The minimum amount on input voltage necessary to make the output swing between two binary states is defined: resolution of the comparator

### **Dynamic characteristics**

Propagation delay time

![](_page_38_Picture_2.jpeg)

- The delay between the input analog signal and digital output response of the comparator is defined propagation delay time
- The propagation delay is very important because limits the conversion speed rate of an A/D converters

![](_page_38_Figure_5.jpeg)

- The propagation delay generally varies as function of the amplitude of the input
- Large input  $\rightarrow$  smaller delay time
- Propagation delay is large when the comparator operates in small-signal mode and smaller when operates in slew-rate mode
- The comparator operates in slewing or slew-rate when further increase in the input will not long effect the delay propagation delay

#### Two-stage, open-loop comparators

Propagation delay time

![](_page_39_Picture_2.jpeg)

The comparator requires: differential input a high-gain to be able to achieve the desired resolution, the two-stage op amp makes an excellent implementation of the comparator

![](_page_39_Figure_4.jpeg)

### Two-stage, open-loop comparators

## Karlsruhe Institute of Technology

10

Normalized Time ( $t_n = tp_1 = t/\tau_1$ )

#### Propagation delay time

Assuming that the slew-rate does not occur

![](_page_40_Figure_4.jpeg)

Mixed-Signals ASIC, Lecture 2

**Michele Caselle** 

### **Dynamic characteristics**

#### Single pole response

![](_page_41_Picture_2.jpeg)

The small-signal dynamics are characterized by the frequency response of comparator that are similar to the frequency response of a single-pole amplifier

![](_page_41_Figure_4.jpeg)

• The worst propagation delay  $t_p(max) \rightarrow$  when the V<sub>in</sub> is close to the resolution of the comparator

### Comparators

Comparators are divided in three classes

![](_page_42_Picture_2.jpeg)

![](_page_42_Figure_3.jpeg)

#### Very fast comparator and very high resolution

![](_page_43_Picture_2.jpeg)

- A high-speed comparator should have a propagation delay time as small as possible
- By separating the comparator into a number of cascaded stages with a gain of  $A_0$  and a single pole at  $1/\tau$  (very high-frequency)
- The basic principle behind the high-speed comparator is to use a **preamplifier** to build up the input change to a sufficiently large value  $(V_X)$  and then apply it to the **latch**. This combines the best aspects of circuits with a negative exponential response (the preamplifier) with circuits with a positive exponential response (the latch). *Total response time is*  $t_1 + t_2$
- Only preamplifier: the transition from V<sub>OL</sub> to V<sub>OH</sub> longer than t1 + t2
- Only latch: would require longer time if the input is small

![](_page_43_Figure_10.jpeg)

High-speed comparators, circuit implementation

![](_page_44_Picture_2.jpeg)

![](_page_44_Figure_4.jpeg)

#### High-speed comparators, circuit implementation

![](_page_45_Picture_2.jpeg)

The low-gain preamplifiers must compromise between a high bandwidth and sufficient gain

![](_page_45_Figure_4.jpeg)

Gain: 
$$A_v = -g_{m1}/g_{m3} = -g_{m2}/g_{m4} = -\sqrt{\frac{K_N'(W_1/L_1)}{K_p'(W_3/L_3)}}$$

- Dominant pole:  $p_{dominat} = -g_{m3}/C = -g_{m4}/C$ , where C is the total capacitance at the node P
- Advantage: high-frequency

Working principle ...

#### High-speed comparators, circuit implementation

![](_page_46_Picture_2.jpeg)

![](_page_46_Figure_4.jpeg)

- Step 1: Enable Preamplifier = 1 → differential stage biased by V<sub>bias</sub> MOS
- Step 2: Reset mode (FB = 1 & Reset = 1) → Q = Q
  , note that M1 and M2 are also connected in a diode mode by the FB and Reset MOS

#### High-speed comparators, circuit implementation

![](_page_47_Picture_2.jpeg)

![](_page_47_Figure_4.jpeg)

- Step 1: Enable Preamplifier = 1 → differential stage biased by V<sub>bias</sub> MOS
- Step 2: Reset mode (FB = 1 & Reset = 1) → Q = Q
  , note that M1 and M2 are also connected in a diode mode by the FB and Reset MOS

#### High-speed comparators, circuit implementation

![](_page_48_Picture_2.jpeg)

![](_page_48_Figure_4.jpeg)

- Step 1: Enable Preamplifier = 1 → differential stage biased by V<sub>bias</sub> MOS
- Step 2: Reset mode (FB = 1 & Reset = 1) → Q = Q
   , note that M1 and M2 are also connected in a diode mode by the FB and Reset MOS
- Step 3: Preamp mode (FB = 0 & Reset = 0)  $V_{out\_preamp} = A_V V_{in}$
- Step 4: latch mode = 1 and Enable Preamplifier = 0, the positive feedback of the latch will set the final voltage levels V<sub>OH</sub> and V<sub>OL</sub>

### The timing capabilities depends from the signal at the output of the pre-

![](_page_49_Figure_2.jpeg)

### **Principle of COUNTER based TDC**

#### The "first" TDC architecture

Counter is the simplest and most reliable way of time measurement. The conceptual diagram of counter as TDC is as depicted in Figure, *the resolution depends on the frequency* of the clock input. The *advantages* of counter remains in its simplicity and reliability

![](_page_50_Figure_3.jpeg)

The simplest technique to quantize a time interval is to count the cycles of a reference clock. The measurement interval defined by the start and stop signal is completely asynchronous to the reference clock signal  $\rightarrow$  this causes a measurement error  $\Delta T_{start}$  at the beginning and  $\Delta T_{stop}$  at the end of the time interval

$$\Delta T = N \cdot T_{clk} + (T_{clk} - \Delta T_{stop}) - (T_{clk} - \Delta T_{start})$$

Quantization error  $\varepsilon_T = \Delta T_{start} - \Delta T_{stop} \in [-T_{clk}; T_{clk}]$ 

![](_page_50_Picture_10.jpeg)

### **Delay line TDC – Second Generation**

#### FLASH - TDC architecture

![](_page_51_Picture_2.jpeg)

Delay line TDC is also called as *flash TDC*, *classical delay line TDC*, or *tapped delay line TDC* Delay line TDC using buffers

![](_page_51_Figure_4.jpeg)

Working principle: delayed versions of the start signal are sampled on the rising edge of the stop signal, resulting in a thermometer code

### **Delay line TDC – Second Generation**

#### FLASH - TDC architecture

![](_page_52_Picture_2.jpeg)

![](_page_52_Figure_3.jpeg)

- In both CMOS and FPGA technologies the resolution of the TDC is equal to the delay (τ) of the buffer
- The INL and DNL depends on the uniformity of the delays (T)

Karlsruhe Institute of Technology

### **Delay line TDC – Second Generation**

#### **FLASH - TDC architecture**

![](_page_53_Figure_2.jpeg)

ナる

### **TDC resolution and quantization**

![](_page_54_Figure_1.jpeg)

![](_page_54_Picture_2.jpeg)

The number N of all sampling elements with a HIGH output is related to the measurement interval ΔT according to

N =	$\Delta T$
	$T_{LSB}$

• where  $T_{LSB}$  is the delay of a single delay element in the delay line

The time interval ΔT can be calculated from the number of HIGH outputs by  $\Delta T = N T_{LSB} + ε$ 

where ε describes the quantization error that arises as a delay element has been either passed by the start signal yet or not

### **Inverter Based Time-to-Digital Converter**

#### Inverter vs buffer

![](_page_55_Picture_2.jpeg)

![](_page_55_Figure_3.jpeg)

■ Replace buffer (two cascaded inverters) with inverter → doubles the resolution but reduces the dynamic range by half

The thermometer code at the outputs of the sampling elements becomes a pseudo thermometer code with alternating ones and zeros:

The length of the measurement interval is indicated not by a HIGH-LOW transition but by a phase change of the alternation HIGH-LOW sequence

Moreover

### **Time-to-Digital Converters – Third Generation**

#### TDC with Sub-Gate delay Resolution

![](_page_56_Picture_2.jpeg)

The resolution of time-to-digital converters is limited by technology to one inverter delay. Higher resolution can be achieved only by a faster technology.

What are the circuit techniques that allow to reach higher resolution TDC? Thereby, do not depend on a single absolute gate delay

The ratio between the technology resolution and the actual resolution is the so called subgate delay interpolation factor IF:

$$IF := \frac{T_{tech}}{T_{LSB}}$$

TDCs with sub-gate delay resolution use sophisticated circuit techniques (resolution enhancement techniques) to circumvent the limitation of the technology delay

![](_page_56_Picture_8.jpeg)

One method is Parallel Scaled Delay Elements

### **Vernier TDC**

#### Advanced Sub-Gate delay Resolution

![](_page_57_Picture_2.jpeg)

A delay-line based TDC that is capable of measuring time intervals with a sub-gate delay resolution is the Vernier TDC

![](_page_57_Figure_4.jpeg)

Cut-out of a Vernier TDC is based on a first delay-line for the start signal and a second one for the stop signal. The arrival time at two corresponding nodes is assessed by early-late detectors such as flip-flops

### Vernier TDC – working principle

#### Advanced Sub-Gate delay Resolution

![](_page_58_Figure_2.jpeg)

Thermometer code: 11 0000...

![](_page_58_Picture_4.jpeg)

- Step 1: start signal propagates along the first delayline.
- Step 2: stop signal occurs later, but the delays seen by this signal are smaller
- Step 3: The stop signal chases the start signal
- Step 4: The point (stage) where both signals are in phase is detected by early late detectors (ELDs), usually implemented as flip-flops
- The number of cells necessary for STOP signal to surpass the START signal represents the result of TDC conversion

### **Vernier TDC – working principle**

Advanced Sub-Gate delay Resolution

![](_page_59_Figure_2.jpeg)

The granularity in the time domain, i.e. the TDC resolution, is the delay difference  $T_{LSB} = t_{d1} - t_{d2}$  between the elements in the delay-lines, which can be made arbitrarily small, therefore the resolution does not depend on a gate delay, but on the difference of two gate delays. Consequently, the Vernier TDC provides a circuit technique to overcome the resolution limitations given by a certain technology

The price for this increased resolution is: the area, the power consumption and the latency. Because the skew between the signals in the first and the second delay line is reduced by T<sub>LSB</sub> in each stage, a maximum number of N stages required to measure a maximum time interval T<sub>max</sub> is

$$N = \frac{T_{max}}{T_{LSB}} = \frac{T_{max}}{t_{d1} - t_{d2}}$$

 $A_{core}^{Vernier} = \frac{T_{max}}{T_{LSB}} \left( 4A^{inv} + A^{FF} \right)$ 

 $A^{inv}$  = area of one inverter and  $A^{FF}$  = area of one flip-flop

#### **TOA TDC Architecture (Simplified): Vernier Delay Line**

![](_page_60_Picture_1.jpeg)

#### TDC Power consumption 0,4 mA \*1.2V = 0,5 mW @ 10% occupancy

TOA TDC

- **Resolution: 20 ps**
- Range: 2.5 ns
- 7 bits

#### @ Bojan Markovic, SLAC Time-to-Digital Converter (TDC) 120ps 120ps 120ps 120ps 120ps 2.5ns Measurement Window 2.5ns **STOP** signal propagates F2 F3 F128 in the Fast Delay Line Event STOP (Delay of one cell = 120 ps) Detection Q1 Q2 Q3 Clock STOP START signal propagates in the Slow Delay Line S128 **S**3 START S2 140ps 140ps 140ps 140ps 140ps (Delay of one cell = 140 ps) START Q128 Q128 Q1 Q2 Q2 Q3 Q3 Q4 ┥ ' ToA 6 **Sparkles likes** Bin1 Bin128 Bin2 Bin3 Bin4

Simplified Block Diagram:

Differential shunt capacitor voltage-controlled delay cells

- The **START** pulse comes first and initializes the TDC operation.
- The **STOP** pulse follows the **START** with a delay that represents the time interval to be digitalized.
- At each tap of the Delay Line the STOP signal catches up to the START signal by the deference of the propagation delays of cells in Slow and Fast branches of the delay line: i.e. 140ps – 120ps = 20ps that represents the LSB of time measurement.
- The number of cells necessary for **STOP** signal to surpass the **START** signal represents the result of TDC conversion
- Cycling configuration used in order to reduce the total number of Delay Cells.
- TDC range is equal to 128\*20ps = 2.56ns

ATLAS HGTD - ALTIROC ASIC -TWEPP 2019

![](_page_61_Picture_0.jpeg)

![](_page_61_Picture_1.jpeg)

# Thank you so much for your kind attention!

michele.caselle@kit.edu